This paper describes a new formulation to generate robust tests for path delay faults in combinational circuits based o n B o olean satisability. Conditions to detect a target path delay fault are r epresented b y a Boolean formula. Unlike the technique described in [16] , which extracts the formula for each path delay fault, the proposed formulation needs to extract the formula only once for each circuit cone. Experimental results show tremendous time saving on formula extraction compared to other satisability-based A TPG algorithms. This also leads to low test generation time, especially for circuits that have many paths but few outputs. The proposed formulation has also been modied to generate other types of tests for path delay faults.
Introduction
The problem of automatic test pattern generation (ATPG) for a target fault in a circuit is to nd a set of assignments at the primary inputs such that the fault is excited, and the fault eect is propagated to the primary output(s). In the past two decades, tremendous progress has been made on the design of ecient A TPG algorithms, which can be broadly categorized as structural, algebraic, o r satisability-based.
Structural algorithms [9, 10 ] directly analyze the gate-level description of a circuit and implicitly enumerate possible input combinations to nd test patterns. Extensions of these techniques to generate two-pattern tests for delay faults are also well studied [8, 14] . Eciency of these approaches often relies on the \bags of tricks" to avoid entering the non-solution area [5] .
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An algebraic algorithm converts the test generation problem into an algebraic formula and applies algebraic techniques to simplify and then solve the formula to obtain a test. Early algebraic techniques based on Boolean dierence [18] w ere not practical due to their high computational complexity. Recent developments in ecient circuit representations by binary decision diagrams (BDDs) [4] have inspired many algebraic ATPG algorithms for single stuck-at faults [19, 20] and delay faults [1] . These techniques work well for circuits that can be eciently represented by BDDs. For some circuits, however, the BDD representations are impractically large, making the BDD-based techniques inapplicable to these circuits.
Satisability-based algorithms [5, 12, 21] translate the test generation problem into a formula in conjunctive normal form (CNF) [7] . A branch-and-bound strategy is then used to nd a satisfying assignment, which corresponds to a test for the target fault. The performance of the implementation described in [21] compares favorably to the best known structural algorithms. An extension of satisability-based ATPG algorithms to generate robust tests for path delay faults has been reported in [16] . It was proven that a robust path delay fault in a circuit is detectable, if and only if an equivalent stuck-at fault is detectable in a modied circuit, which has at most four times the number of gates in the original circuit. A robust test for the path delay fault can then be determined by generating a test for the equivalent stuck-at fault in the modied circuit using the technique described in [21] . Typically, 70% to 80% of the overall test generation time for stuck-at faults is spent on CNF formula extraction. In test generation for single stuck-at faults, the time required for formula extraction is compensated by a faster satisability solver. A test generator for path delay faults, however, may need to consider an exponential number of paths. Due to this fact, a large amount of time is spent on CNF formula extraction using the approach described in [16] , thereby adversely aecting the overall test generation time for circuits with a large number of paths. This paper describes a new CNF formulation for path delay faults that can be extracted much more eciently, making it practical for circuits with a large number of paths. Unlike other satisability-based techniques, the proposed formulation needs to extract the formula only once for each cone. All path delay faults in a cone use the same CNF formula merely by making appropriate on-path and o-path value assignments before solving the CNF formula. Experimental results show tremendous time saving on formula extraction compared to other similar techniques. This also leads to signicant savings on overall test generation time, especially for circuits with many paths but few outputs. The proposed formulation has also been modied to generate dierent t ypes of tests for path delay faults, e.g. hazard-free robust, robust, and non-robust tests [15] .
The paper is organized as follows. Section 2 describes the basic terminology used in this paper. Formulation of the ATPG problems for stuck-at faults and path delay faults as the Boolean satisability problem is presented in Sections 3 and 4, respectively. Experimental results are given in Section 5. Finally, conclusions are presented in Section 6.
Basic Terminology
A literal is a Boolean variable or its negation (e.g. a or a). An OR-clause is an OR of one or more literals. An nclause is an OR-clause with exactly n distinct literals. A Boolean formula is in conjunctive normal form (CNF), if it is expressed as an AND of OR-clauses. A Boolean formula is in n-CNF, if each OR-clause is an n-clause. An assignment for a Boolean formula is a set of Boolean input values (0 or 1). A satisfying assignment for a single-output Boolean formula y is an assignment such that y evaluates to 1. A Boolean formula is satisable if it has a satisfying assignment. The problem of Boolean satisability is to determine whether a Boolean formula is satisable. As an example, the Boolean formula y = (a+b+d)(a+c+d) is in 3-CNF. The formula is satisable with the satisfying assignment fa = 1 ; c = 0 g .
A TPG Formulation: Stuck-at Faults
Test generation based on satisability can be divided into two independent steps: extraction of the CNF formula and identication of a satisfying assignment. This section describes CNF formula extraction for single stuck-at faults. Much of the description is due to [12] and is included here to delineate later discussion on test generation for path delay faults.
First, consider a 2-input AND gate represented in equation form by y = ab. Alternatively, the equation can be written in CNF as (a + y)(b + y)(a + b + y) = 1 :
(1) Note that only the values in the truth table of an AND gate, where the output y has a determined binary value 0/1, can satisfy the CNF formula. The CNF formulas for other basic gates with multiple inputs can be derived similarly.
A Boolean network consists of gates interconnected by wires with possible fanout stems. The network can The eect of fault propagation can be formulated by introducing active variables and active clauses. F or each line l in the transitive fanout of the fault site, an active variable l a is dened. If l is on the fault propagating path, then the good value l and the faulty v alue l f are dierent. The active clauses for the faulty circuit in Figure 2 are given by
f )(y a +y+y f )(y a +y+y f ) = 1 : (4) To detect a fault, the fault site must have dierent values in the good and faulty circuits, and the fault eect must be propagated to the primary output(s). For the fault d s-a-1, line d must have the value 0 in the good circuit and 1 in the faulty circuit (i.e. d a = 1 , d = 0, and d f = 1). Since y is the only output, the fault eect must be observed at y (i.e. y a = 1). Overall, test generation for the fault d s-a-1 in the example circuit has been translated to the problem of nding a satisfying Table 1: Implication table for AND gate s0 s1 s0 s1 x0 x1 xx s0 s0 s0 s0 s0 s0 s0 s0 s1 s0 s1 s0 s1 x0 x1 xx s0 s0 s0 s0 s0 x0 s0 x0 s1 s0 s1 s0 s1 x0 s1 xx x0 s0 x0 x0 x0 x0 x0 x0 x1 s0 x1 s0 s1 x0 x1 xx xx s0 xx x0 xx x0 xx xx The technique described in [16] to generate a robust test for a path delay fault uses the above formulation to nd a test for an equivalent stuck-at fault in the modied circuit. The equivalent stuck-at fault is located on the I-edge of the target path P , which is either a primary input or the output of an inverter fed by a primary input. In general, a stuck-at fault away from the primary outputs requires more memory to store the CNF formula and it may be harder to nd a satisfying assignment, when compared to another fault closer to the primary outputs. In the following section, we will show how faulty and active v ariables can be eliminated in the proposed ATPG formulation for path delay faults.
4 Proposed ATPG Formulation: Path Delay F aults CNF formula extraction for a path delay fault has the following major dierences from that for a stuckat fault: (1) the logic system used to represent signal values is dierent; (2) the fault propagation path of a path delay fault is known; and (3) a path delay fault can be detected by satisfying the on-path and o-path values. Due to the last two dierences, extracting the CNF formula for a path delay fault is in fact simpler than that for a stuck-at fault as will be shown below.
Logic Systems
Many logic systems, which range from 5-valued to 23-valued, have been proposed in the literature [2, 8, 13, 14] . The proposed formulation uses the 7-valued l o gic system L 7 proposed in [13] . According to [8] not s0 ( s 1) . The implication table for a 2-input AND gate using L 7 is shown in Table 1 . Table 2 shows a simple encoding scheme using two ternary variables s and v to represent the rst and second elements of each v alue in L 7 , respectively. This encoding is carefully chosen to minimize the number of clauses in the resulting CNF formulas. For each line l in a circuit, a two-tuple (l s ; l v ) is used to represent the code of the value on l.
Normal Circuit
For a 2-input AND gate represented by y = ab, the two-tuples (a s ; a v ), (b s ; b v ), and (y s ; y v ) are used to represent the codes on lines a, b, and y, respectively. Based on the implication table in Table 1 and the encoding in  Table 2 Note that only those values in Table 1 , where both y s and y v have determined binary values, can satisfy the CNF formula. The CNF formulas for other basic gates can be derived similarly. F or a 2-input basic gate, there are 9 clauses in its CNF formula extracted for delay testing, of which 7 clauses have 3 literals and 2 clauses have 2 literals. A 1-input gate (an inverter or a buer) is a special case which has 4 clauses, each with 2 literals. A direct extension of the above approach to derive the CNF formula for an n-input basic gate leads to an exponential number of terms. Alternative, an n-input basic gate can be decomposed into (n 1) 2-input gates as shown in Figure 3 . Such a decomposition neither changes the number of paths in the circuit nor does it For a circuit with multiple outputs, the CNF formulas must be extracted once for each cone. If a gate G belongs to k cones, then the CNF formula for G must be extracted k times. In the worst case where all the m cones in an m-output circuit completely overlap, the number of clauses that need to be extracted is given by mR N . Since m < < N , the number of clauses and literals remains polynomial in terms of the number of gates for a general circuit.
Fault Excitation
During test generation, the literals are assigned values corresponding to the necessary conditions to detect the target path delay fault. By carefully implementing the path enumeration algorithm, the computation required to determine the necessary conditions for each path delay fault can be kept small. During traversal of the circuit to enumerate a path P 1 , the necessary assignments to detect a delay fault on P 1 can be stored in a stack. Since only a few nodes need to be modied in depth-rst search to identify the next path P 2 , the stack can be updated incrementally and the necessary conditions for P 2 can be quickly determined.
Dierent t ypes of tests for path delay faults have been proposed in the literature. In this paper, we consider three kinds of two-pattern tests: restricted delay [17] , robust tests, and non-robust tests, which dier on the constraints on the o-path input values as shown in Table 3 . These o-path input constraints can be uniformly represented by xing the variables for the o-path inputs before solving the CNF formula to nd the two-pattern tests.
Consider the circuit shown in Figure 4 , which can be written in CNF by E AND (b; c; a I )E AND (a; a I ; d ) E NOT (c; e)E NOR (d; e; y) = 1 :
A robust test for the slow-to-rise delay fault on path a{d{y can be generated by xing the on-path variables: ( Since the circuit in Figure 4 has a single output, the CNF formula extracted in Eq. 11, together with additional clauses corresponding to the necessary conditions for detection of the target fault, can be used to generate tests for other path delay faults in the circuit. For example, to generate a robust test for the slowto-rise delay fault on the path c{a I 
Boolean Satisability
After an ATPG problem has been converted into a satisability problem, any satisability solver can be used to nd a satisfying assignment that corresponds to a valid test, irrespective of the original circuit structure and the types of tests desired. Ecient branchand-bound algorithms have been developed to avoid the exponential worst-case run time for solving the satisability problem. Extensive experiments have been performed in [21] to compare dierent search strategies that determine variable order for branching. In [5] , the transitive closure of the implication graph derived from the 2-clauses in a CNF formula is used to determine global signal dependencies. These techniques can be applied directly to solve the CNF formulas extracted for path delay faults.
Experimental Results
The proposed ATPG program for path delay faults has been implemented and tested on the combinational parts of the ISCAS89 [3] circuits. The experimental results presented in the following are obtained using an HP-710 with 32 Mbytes of memory. The program consists of a front-end clause extractor that extracts the CNF formulas from the gate-level descriptions of the circuits. A path delay fault is activated by xing values at the on-path and o-path inputs. Three kinds of two-pattern tests | RDTPs, robust tests, and nonrobust tests | can be generated in current implementation. The satisability solver is based on the implementation in [21] , originally integrated in an ATPG for single stuck-at faults.
The experimental results for test generation of robust tests are shown in Table 4 . After the circuit name, the number of detected, untestable, and aborted path delay faults are shown in columns 2{5, respectively, followed by the total number of faults considered. In the experiments, each path delay fault is individually targeted. Note that the proposed technique is able to nd a robust test or prove that no robust test exists for every path delay fault in these circuits. Columns 6{7 show the time spent on extraction of CNF formulas (CNF) and identication of satisfying assignments (SAT), followed by the total test generation time. The percentage of the formula extraction time over the total test generation time is also included. As shown in the table, formula extraction (CNF) accounts for 10% of the total computation time on the average, compared to 63% reported in [16] . The formula extraction time can be reduced signicantly, because the formula extraction needs to be performed only once for each cone and the necessary conditions to detect the path delay faults can be quickly determined and updated.
One important feature of the proposed technique is that the time spent on formula extraction does not grow rapidly with the number of paths in the circuit. Consider the circuits s1238 (with 428 gates and 32 outputs) and s1423 (with 490 gates and 79 outputs) in Table 4 . The number of paths in s1423 is about 12.6 times that in s1238. Though s1423 has more gates and outputs than s1238, the formula extraction time for s1423 is only about 7.7 times that for s1238, while the percentage of the formula extraction over the total test generation time increases only slightly from 5.12% to 5.62%.
Similar experiments have been performed to generate RDTPs and non-robust tests for the benchmark circuits. The results can be found in [6] . In summary, n o fault is aborted for all types of tests and the number of untestable faults increases (decreases) as more (less) restricted tests are generated for the path delay faults. The total run time and the percentage of the formula extraction over the total run time are about the same for dierent t ypes of tests for path delay faults.
Conclusion
In this paper, the problem of ATPG for path delay faults has been converted to a Boolean satisability problem. Any set of input assignments that satises the CNF formula is a test for the target fault. The proposed formulation is simpler and faster than the technique proposed in [16] . Unlike their technique which extracts the CNF formula for each path delay fault, the proposed formulation needs to extracts the CNF formula only once for each cone. All path delay faults in the same cone can use the same CNF formula, but only dier on the on-path and o-path input constraints. Experimental results show tremendous time savings on formula extraction. The proposed formulation has also been modied to generate other types of tests for path delay faults.
Satisability-based ATPG algorithms have the advantages of simplicity and uniformity, and is very well suited for path delay faults because no faulty or active variables is required. The formula extraction time is proportional to the number of circuit's outputs and is typically small even for circuits with a large number of paths. The proposed formulation can also be used to solve many design-for-testability problems. Some preliminary results can be found in [6] .
